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The effects of reactive loads into amplification is studied. A simplified common emitter circuit
configuration was adopted and respective time-independent and time-dependent voltage and current
equations were obtained. As phasor analysis cannot be used because of the non-linearity, the voltage
at the capacitor was represented in terms of the respective integral, implying a numerical approach.
The effect of purely resistive loads was investigated first, and it was shown that the fanned structure
of the transistor isolines can severely distort the amplification, especially for Va small and s large.
The total harmonic distortion was found not to depend on Va, being determined by s and the load
resistance R. An expression was obtained for the current gain in terms of the base current and it
was shown that it decreases in an almost perfectly linearly fashion with IB . Remarkably, no gain
variation, and hence perfectly linear amplification, is obtained when R = 0, provided maximum
power dissipation limits are not exceeded. Capacitive loads imply the detachment of the circuit
trajectory from a straight line to an “ellipsoidal”-like loop. This implies a gain asymmetry along
upper or lower arcs of this loop. By using the time-dependent circuit equations, it was possible
to show numerically and by an analytical approximation that, at least for the adopted circuit and
parameter values, the asymmetry induced by capacitive loads is not substantial. However, capacitive
loads will imply lag between the output voltage and current and, hence, low-pass filtering. It was
shown that smaller Va and larger s can substantially reduce the phase lag, but at the cost of severe
distortion.
“There is geometry in the humming of the strings.”
Pythagoras
I. INTRODUCTION
The dynamics of the natural world is underlain by
myriad signals covering all scales of magnitude. From
the light of the faintest star to the sound of the loudest
thunder (not to mention quarks and supernovae), sig-
nals permeate and integrate the whole universe. From
Pitagora’s time, it has been known that natural signals
(in that case, sound) can be understood in terms of basic
harmonic functions, each with a respective magnitude.
Interestingly, the way in which signals are changed by
environment, such as the propagation of a bird songs
throughout a forest, can be understood as changes, in
specific ways, in the magnitudes of each of the signal
harmonic components. For simplicity’s sake, these sig-
nal magnitude alterations are henceforth called amplifi-
cation, even when the resulting signal has its amplitude
reduced. So, it can be said that a good deal of signal
processing resumes to magnitude alterations. It is conse-
quently hardly surprising that the development of science
and technology has relied so much on the acquisition,
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amplification and analysis of signals. Indeed, all instru-
ments critical for measuring nature, from microscopes
to telescope arrays, require accurate, reliable and linear
amplification of signals. A very much similar situation
is found regarding the vast majority of human activity:
linear signal amplification is required in telecommunica-
tions, health/leisure, and transportation, among many
other critical areas. Interestingly, sometimes humans also
aim for non-linear amplification, as is the case with music
instrument synthesis.
Analog (or linear) electronics (e.g. [24, 25]), more re-
cently accompanied by digital amplification (e.g. [3]), is
the main scientific-technologic area focusing on the am-
plification of natural signals. It has provided the foun-
dation for much of instrumentation used in science and
technology. The main goal here often is to achieve as
much linear operation as possible, which is a rather chal-
lenging issue given the intrinsically non-linear nature of
real-world components, such as transistors. Interestingly,
our world is predominantly non-linear, being rather dif-
ficult to think of natural phenomena that are perfectly
linear. At the same time, most of our approaches to sci-
ence, at least until recently, relied on mapping non-linear
real-world phenomena into approximated linear represen-
tations. This also happened with transistor studies, as
often (but not always) these devices have been mapped
into linear respective representations.
Indeed, because of its many important and critical ap-
plications, much effort has been invested in deriving effec-
tive approaches to transistor characterization, represen-
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2tation and modeling (e.g. [13, 15, 18, 21, 22]). Though
in the beginning, especially from the 50’s to the 70’s,
these efforts tended to focus on graphic and analytical ap-
proaches — with extensive use of characteristic curves,
surfaces, and transfer functions (e.g. [1, 10, 11, 16, 19,
23, 26]), the progressive extension to larger and more
complex integrated devices was largely assisted by more
systematic application of numeric computational simu-
lations. Yet, continuing research into more analytical
approaches to transistor characterization, representation
and modeling remains an important issue as it can not
only extend our intuitive understanding of transistor op-
eration, but also contribute do more effective and accu-
rate simulation approaches and tools. Recently, a simple
transistor model, as well as its respective equivalent cir-
cuit, was developed [4, 6, 8] that is founded on the Early
effect, discovered by J. M. Early in 1952 [9, 12, 22]. De-
spite its great simplicity, consisting of a Thevenin con-
figuration with a fixed voltage source Va in series with
a variable resistance Ro(IB) = 1/tan(sIB) (IB is the
current base, and s a proportionality parameters), this
model exhibits two interesting and important features:
(i) it allows the representation of the transistor varying
output resistance in terms of the modulating base current
(corresponding to the fanned isolines that are so char-
acteristic real-world transistor graphic representations);
and (ii) the two involved parameters, namely Va and s
do not vary with the transistor operation as quantified
by the collector current I and voltage VC . Recall that
both the parameters β and Ro adopted in many tradi-
tional transistor modeling approaches are explicit func-
tions of I and VC , i.e. β = β(I, VC) and Ro = Ro(I, VC).
This parametric dependence implied that averages, or
other functionals, of these two parameters had to be
used for the characterization of transistor properties [4],
implying in specific or arbitrary choices about in which
domain to integrate the parameters β = β(I, VC) and
Ro = Ro(I, VC) into respective averages 〈β〉 and 〈Ro〉.
Despite its recent introduction, the Early modeling ap-
proach has already led to interesting results, such as the
characterization of typical properties of NPN and PNP
bipolar junction transistors (BJTs) [4], the study of ger-
manium alloy junction devices [5], the derivation of a pro-
totypic parameter space characterizing trade-offs between
gain and linearity [6], the study of stability of circuit op-
eration under voltage supply oscillations [6], as well as
the derivation of the Early equivalent model of parallel
transistor configurations [6]. The aforementioned study
of circuit stability involved a comparison with a more
traditional simplified modeling approach, which showed
that largely divergent results can be obtained when con-
sidering or not the fanned structure of the base current-
indexed isolines, and justifying the use of models such
as the Early approach. Indeed, the development of an
equivalent circuit for the Early model [6] paved the way
to applying this modeling approach to a large number of
relevant problems regarding transistor characterization,
modeling, simulation, and design in discrete and inte-
grated electronics.
The present work addresses the issue of transistor am-
plification in circuits involving reactive loads, a situation
very commonly found in practice. While purely resis-
tive loads imply a straight line in the transistor charac-
teristic surface, capacitive or inductive loads will define
“ellipsoidal”-like pathways in these parametric spaces,
also implying phase shifts between the current and volt-
age at the load. While these alterations would still lead
to linear amplification were the transistor a linear device
(i.e. had parallel, equispaced current modulated-isolines),
the fanned structure actually observed in real-world de-
vices implies that the achieved amplification will become
non-linear not only because the load line will no longer be
straight, but also because different paths will be followed
for the positive and negative portions of the amplified
signal. The fact that the induced phase shifts depend
on the frequency of the input signal complicates further
the situation. The availability of the Early model and
respective equivalent circuit provides a viable and yet
accurate way to approach this interesting and important
problem of non-linear amplification considering reactive
loads, and this constitutes the main motivation of the
current work.
A simplified common emitter configuration is adopted
in which there is no emitter resistance (no negative feed-
back) and the load is attached between the transistor
collector and the external voltage supply VCC . By using
the Early equivalent circuit [6], it was possible to obtain
the time-independent and time-dependent equations for
the currents and voltages in the adopted circuit. The
case of purely resistive loads is studied first by using the
respective time-independent circuit equations, which al-
lowed the total harmonic distortion of the amplification
to be estimated for each of the possible configurations
in a region of the Early space parameter, leading to re-
markable results. The case of capacitive loads is studied
next, and its effect on linearity and phase lag (low-pass
filtering) are studied by using numeric as well as ana-
lytical approximations, also with surprising results. The
work concludes by identifying prospects for future related
research.
3II. A SIMPLIFIED COMMON EMITTER
CONFIGURATION AND ITS EARLY MODEL
REPRESENTATION
Figure 1 illustrates the simplified common emitter con-
figuration considered in this work, where Z∗ stands for a
generic load with resistive and reactive properties. The
adopted circuit configuration is said to be simplified be-
cause the base is does not incorporate some features typ-
ically found in the common emitter configuration, i.e.:
(i) the base is not biased by a voltage divider, and the
input signal is driven through a base resistance RB ; (ii)
there is no resistance RE between the emitter and the
ground, which is often used to achieve negative feedback;
and (iii) the load is attached directly between the collec-
tor and the external voltage supply VCC , not attached to
the collector through an additional decoupling capacitor.
The adopted simplifications, however, do not change
much the properties of the circuit with respect to the
more traditional common emitter configuration. For in-
stance, collector bias can be incorporated as part of the
input current IB so that, mathematically, the same ef-
fect can be achieved. The avoidance of the emitter re-
sistance is compatible with the objective of the present
work, which focus on the characterization of the circuit
linearity under reactive loads, so that it is more interest-
ing to consider the situation with more distortion. The
situation with RE will be considered in a forthcoming
work focusing on the study of negative feedback by using
the Early formulation. Regarding simplification (iii), this
does not affect the characterization of the linearity of the
transistor and the so-developed analysis can be immedi-
ately extended to other situations more commonly found
in practice, such as attaching the load to the collector via
a decoupling capacitor.
FIG. 1: The simplified common emitter configuration adopted in the
present work. The simplifications do not significantly impact the
respective circuit analysis, which can be immediately extended to
other circuit configurations.
The Early model equivalent circuit [6] can be easily em-
ployed to obtain the mathematical equations underlying
the behavior of the circuit in Figure 1. First, we replace
the transistor by the Early model equivalent circuit [6],
yielding the circuit shown in Figure 2.
FIG. 2: The equivalent circuit obtained by replacing the transistor in
Figures 1 by the respective Early model equivalent circuit.
The input section is modeled in terms of a diode, as
usual, so that we have:
IB (IB) =
Vi − Vr
RB +Ri
(1)
VB (IB) = VR +
Vi − Vr
RB +Ri
Ri (2)
Recall that the Early representation of the output port
involves two parameters: the Early voltage Va and a
proportionality parameter s. One of the distinguishing
features of the Early model is that both these parame-
ters do not depend on I or VC . In addition, these pa-
rameters have been formally related to averages of the
more frequently adopted current gain and output resis-
tance. Interesting, as a consequence of scaling properties
of the fanning geometrical structure underlying the Early
model, the effective current gain results, in an approxi-
mate sense, directly proportional to the product of Va
magnitude and s, i.e. 〈β〉 ≈ s |Va|. This can be im-
mediately appreciated by considering that: (a) if Va is
doubled, the effective current gain will be halved; (b) if s
is doubled, this same gain is doubled. So, the net product
is not to change the effective current gain. We also have
that 〈Ro〉 ∝ |Va|. It is interesting to perform the circuit
analyses and discussions considering distinct parameter
configurations leading to the same current gain.
In the respective equivalent circuit [6], the parameter s
defines the output resistance Ro(IB) = 1/tan(sIB) that
is a function of the base current IB given a fixed value of
s. Observe also that Va takes negative values.
Now we can apply electric circuit analysis, in particular
applying Kirchhoff’s and Ohm’s law, to derive equations
respectively describing the adopted simplified common
emitter circuit. For simplicity’s sake, we first consider a
4purely resistive load R, which yields the follwing time-
independent equations:
I (IB) =
VCC − Va
R+Ro(IB)
(3)
Vp (IB) = R
VCC − Va
R+Ro(IB)
(4)
VC (IB) = VCC −R VCC − Va
R+Ro(IB)
(5)
The obtained equations are similar in complexity [6] to
those obtained for more traditional models based on the
current gain β and output resistance Ro = 1/tan(sIB).
However, a slightly more sophisticate situation arises
when we considered reactive loads. Now, because the
transistor is non-linear, so that the voltage and current
values will vary in a non-linear way as functions of f , we
cannot use the customary steady state analysis and pha-
sor methods. Instead, we need to substitute the reactive
components by their integral or differential formulation,
so as to define respective frequency-dependent voltage
or current terms in the respective time-dependent circuit
equations.
We illustrate this procedure with respect to a capaci-
tive load involving a capacitor C in parallel with a resis-
tance R, as illustrated in Figure 3.
FIG. 3: The output mesh of the circuit configuration in Figure 2, with
the load Z∗ corresponding to a capacitor C in parallel with a resistor
R.
For this configuration it is convenient to consider the
voltage formulation for the load, so that we have the
following, relatively simple, time-dependent equations:
I (IB) =
VCC − Va − Vp(IB)
Ro(IB)
(6)
VC (IB) = Va +Ro(IB)
VCC − Va − Vp(IB)
Ro(IB)
(7)
Vp (IB) = VCC − VC (8)
At the mesh defined by the load, Kirchhoff’s voltage
law yields:
VRIR = VC (9)
At that same mesh, Kirchhoff’s current law implies
that I = IR + IC , so that we obtain:
IC = I − VC/RL (10)
Now we can derive the voltage across the capacitor as:
Vp =
1
C
∫ t
0
Ic(t)dt (11)
The so obtained time-independent and time-dependent
equations provide all the necessary resources for analyz-
ing the amplification properties of the circuit in Figure 1
while driving purely resistive and resisitive-reactive loads.
However, first we provide some considerations regarding
the numerical solution of the above circuit.
III. A SIMPLE NUMERIC APPROACH
Because steady state phasor methods cannot be used
to perform AC studies on non-linear circuits with reac-
tive loads, it is necessary to consider other methods. In
this work, capacitors or inductors are substituted, as im-
plied by each specific circuit topology, by their respective
integro and differential equations, i.e.:
vC(t) =
1
C
∫ tf
ti
iC(t)dt (12)
iC(t) = C
dvC(t)
dt
(13)
vL(t) = L
diL(t)
dt
(14)
iL(t) =
1
L
∫ tf
ti
vL(t)dt (15)
These equations can then be substituted for respective
voltages or currents in the circuit, whenever implied by
the circuit topology and focus of study. The integrals or
differentials are then interactively estimated during the
circuit analysis . Let’s illustrate this approach with re-
spect to the circuit in Figure 3. A voltage-based analysis
of this circuit yielded Equations 6 to 8. Assuming that
the capacitor is initially discharged (i.e. vC(t = 0) = 0V ,
we can derive the following interactive loop, aimed at ob-
taining the circuit solution from ti = 0 to t, with time
resolution dt = t/(Nt− 1):
5Algorithm 1 Numeric solution with capacitive load.
1: procedure SolveCap(Va,s,f,VCC,R,C,Nt,Ib)
2: Vp← 0
3: for it = 1:Nt do
4: Ro← 1/tan(s ∗ Ib[it])
5: I[it]← (V CC − V a− V p)/Ro
6: V C[it]← V CC − V p
7: Ic← IC[it]− V p/R
8: V p← V p + Ic/C ∗ dt
9: end for
10: return(I, V C)
11: end procedure
Observe that this algorithm uses a simple trapezoidal
integration scheme, so that more demanding situations
may require more precise/sophisticated numeric integra-
tion methods (e.g. [17]). In the present work we have
used Nt > 100000, but this choice needs to take into ac-
count the frequency limit and reactance and resistance
maximum values, so that larger values o Nt may be re-
quired in other parametric configurations.
IV. AMPLIFICATION ONTO PURELY
RESISTIVE LOADS
Now we proceed to investigate the characteristics of
amplification of the circuit in Figure 1 by considering the
case of purely resistive loads. The behavior of the circuit
for this configuration is given by the time-independent
Equations 3 to 5.
We adopt a sinusoidal signal Ib(t) with frequency 1kHz
and amplitude 60µA. Figure 4 shows the trajectories de-
fined by the signals I(t) and VC(t) in the circuit opera-
tion space (VC , I) for purely resistive loads with values
R = 30, 60and150Ω. The adopted parameters defining
the transistor operation in these cases were Va = −50V
and s = 10V −1. These Early parameters values can be
found in PNP BJT transistors [4].
FIG. 4: The trajectories of the signals I(t) and VC(t) defined in the
(VC , I) space for purely resistive loads R = 30Ω (a), 60Ω (b) and
150Ω (c) are perfectly straight. These results consider Va = −50V
and s = 10, a parameter configuration that can be found in silicon
PNP BJTs [4].
Any trajectory for purely resistive loads R will be,
necessarily, fixed and straight. This is a consequence
of the fact that, for this type of load, the circuit op-
eration is restricted to the straight line extending from
(VC = 0, I = VCC/R) to (VC = VCC , I = 0). Neverthe-
less, the obtained trajectories will have inclination equal
to 1/R, as in Figure 4. So, larger values of R will imply
smaller transfer function slopes.
Figure 5(a) shows the transfer function [20] defined by
the transistor while going from Ib(t) to I(t) (i.e. I(t) =
g(IB(t)), and Figure 5 (b) shows the superimposition of
I(t) and IB(t), the latter having been scaled to match the
amplitude of I(t). It is evident from this figure that the
fanned structure of real-world transistors can strongly
deform the original signal, as reflected in the bent trans-
fer function and the mismatch between the shapes of
the input and output currents. An overall current gain
〈β〉 ≈ s |Va| = 500 was obtained.
FIG. 5: The transfer function (a) defined by the considered circuit for
Va = −50V and s = 10. This curve exhibits a marked curvature,
which implies the amplified current I(t) (b, solid line) to be
substantially deformed as compared to a scaled version of the pure
sinusoidal input IB(t) (b, dotted line).
Figure 7 depicts the power spectrum of the original sig-
nal IB(t) (a) and of the amplified signal I(t) (b). The dis-
tortion implied by the transistor geometry on the lower
harmonics is evident. Observe that the residual power
spectrum values smaller than −50dB are a consequence
of numerical round-off noise, and can be disregarded.
Now, we repeat the study above, but considering Va =
−200 and s = 2.5, which yields approximately the same
current amplification. This parametric configuration can
be found in silicon NPN BJTs [4]. Figure 6 depicts the
respectively obtained transfer function (a) and superim-
position of the input and output currents (b).
The obtained transfer function resulted substantially
less bent for for Va = −200V and s = 2.5, implying
in much smaller amplification distortion. This confirms
that the Early transistor parameters can have great in-
fluence on the amplification linearity. The power spec-
trum of the output current I(t) obtained is shown in Fig-
ure 7(c).
The total harmonic distortion (THD) can be employed
to effectively summarize the degree of distortion implied
by the amplification non-linearities, which incorporate
6FIG. 6: The transfer function (a) defined by the considered circuit for
Va = −200V and s = 2.5. This curve exhibits a less marked
curvature, and hence smaller distortion, than that in Figure 5.
FIG. 7: The power spectrum for the original pure sinusoidal signal (a)
and for the amplified signal IC(t) with Va = −50V and s = 10. The
power spectrum obtained for Va = −200V and s = 2.5 (same gain) is
shown in (b). The smallest magnitude harmonic components are a
consequence of numerical round-off noise.
new harmonics into the amplified signal. This index is
defined as:
THD =
√
V 22 + V
2
3 + . . .
V1
(16)
where Vi is the RMS value of the i-th harmonic compo-
nent, and V1 is the RMS value of the fundamental which,
in our case, corresponds to the pure sinusoidal input Ib(t).
The THD, considering only harmonic components
with relative intensity larger than 1e−9, obtained for
Va = −50V and s = 10 was found to be equal to
THD(−50, 10) = 0.2999995. The THD obtained for the
Early parameter configuration Va = −200V and s = 2.5
was THD(−200, 2.5) = 0.1499999, yielding the ratio
THD(−50, 10)/THD(−200, 2.5) ≈ 2, which is substan-
tial. This result corroborates the fact that the fanned
geometric structure underlying real-world transistors can
have a major non-linear effect, implying substantial dis-
tortion on the amplification. Indeed, this could have been
already guessed even by visually comparing the transfer
functions obtained for the two considered parameter con-
figurations, as that for Va = −50V and s = 10 (Fig. 5) is
much more bent than that for Va = −200V and s = 2.5
(Fig. 6).
Such a strong effect of the transistor Early parameters
Va and s on amplification linearity and distortion mo-
tivates a more systematic analysis. Figure 8 shows the
THD values obtained for R = 150Ω, VCC = 10V , and
amplitude of IB(t) equal to 60µA. These values were
estimated by using the derived time-varying equations
to obtain the output signals, followed by respective fast
Fourier numerical analysis (e.g. [2, 7]).
FIG. 8: The THD values estimated for each of the Early parameter
configurations in the rectangular domain 0 ≤ s ≤ 10 and
−200V ≤ Va < 0. The THD is found to vary only with s, and not
with Va, increasing in an almost linear way with s. The THD is also a
function of R, assuming similar shapes but smaller absolute values for
smaller values of R.
Remarkably, the distortion implied by the transis-
tor inherent non-linearity depends only of the transistor
Early parameter s, not of Va. This result is in full agree-
ment with previous Early model investigations of the
considered simplified common emitter circuit configura-
tion [4, 6]. The smaller the value of s of a given transistor,
the smaller the THD will be, and this is the only effect
determining distortion as far as the fanning geometri-
cal organization of the transistor isolines is concerned.
However, considering nearly constant current gains β, if
7s is reduced, Va tends to increase. So, linearity can be
optimized under the current assumptions by choosing s
small and Va large, which is a characteristic of silicon
NPN BJTs (see [4, 6]). Recall that no distortions at
all would have been otherwise observed in case a more
traditional model based on current gain β and output
resistance Ro, with parallel (even though inclined) char-
acteristic isolines had been used.
It can be verified that smaller values of R will yield
THD surfaces with similar shapes, but with proportion-
ally smaller values. This is a consequence of the fact that,
for smaller values of R, the load lines will approach the
vertical, where the current gains implied by the radiat-
ing IB-indexed isolines are more uniform. This interest-
ing phenomenon is further investigated in the following
section.
V. AMPLIFICATION ONTO CAPACITIVE
LOADS
The so far obtained results for purely resistive loads
corroborate the fact that the non-linearities implied by
the fanning structure of the transistor isolines can im-
pinge large distortions on the respective amplification,
depending on the Early parameters of the chosen tran-
sistors and the load resistivity. Now, we proceed to in-
vestigate how this influence takes place when the load
incorporates a capacitive element, as in Figure 3.
First, let’s consider the effect of a capacitor C = 250nF
placed in parallel with a resistive load R = 150Ω. Fig-
ure 9 illustrates the obtained trajectories defined by
VC(t) and I(t) in the circuit operation space (VC , I) for
a pure sinusoidal inputs IB(t) with amplitude 60µA and
frequencies f = 20Hz (a), f = 70Hz (b), f = 300Hz (c),
and f = 1kHz (d). This figure also shows (in blue), as
a reference, the load line obtained for a purely resistive
load R = 150Ω. The adopted transistor parameters are
Va = −50V and s = 10.
The transient dynamics can be observed, proceeding
from the initial condition to the steady state regime. As
the input frequency increases, the circuit operation pro-
gressively detaches from the straight line constraint im-
plied by a pure resistive load, defining “ellipsoidal”-like
trajectories. This is a direct consequence of the fact that,
in loads defined by resistance in parallel with capaci-
tance, the voltage will be “behind” (or “lag”) the current.
However, the non-linearities implied by the fanned tran-
sistor isolines preclude the application of phasor anal-
ysis typically adopted in linear steady state conditions
(e.g. [14, 15]).
Observe that this detachment of the trajectories im-
plies the distortions experienced along the upper trajec-
tory cycle arc to be different from those along the lower
arc. Now, it is a particularly intriguing question to inves-
tigate how this asymmetry can further impact the ampli-
fication non-linearity. Figure 10(a)-(d) shows the input
IB(t) and output signals I(t) obtained for each of the
four cases in Figure 9 (Va = −50V and s = 10). Observe
that IB(t) has been suitably scaled up so that its shape
can be directly compared to that of IC(t).
Interestingly, the distortions implied by this circuit
configuration are very similar to those observed in Fig-
ure 5(b). Indeed, THD comparisons showed that the tra-
jectory asymmetry implied by the capacitive load does
not affect significantly – at least for the considered cir-
cuit, parameter and variable configurations – the lin-
earity of the amplification. This is an interesting phe-
nomenon that can be further investigated analytically by
using two parallel purely resistive load lines, as in Fig-
ure 11 to approximate the gain variation as the trajec-
tory excursions along the upper and lower arcs of the
loop. Observe that the displacement of these load lines
is defined by the supply voltage VCC .
We have from the Early modeling of the considered cir-
cuit with a purely resistive load R has its output current
I(IB) expressed as:
I(IB) =
VCC − Va
R+Ro(IB)
=
(VCC − Va) tan(sIB)
R tan(sIB) + 1
(17)
It follows that the current gain β(IB) along the load
line, in terms of IB is given as follows:
β(IB) =
∂I(IB)
∂IB
=
s (VCC − Va) csc2(s IB)
(cot(s IB) +R)
2 (18)
Observe that this current gain is a function of the tran-
sistor Early parameters Va and s as well as the circuit
parameters R, and VCC , as well as IB . Now, we take the
output current Iα(IB) along a load line parallel (same R)
to the previous one. This new load line has it position
along the horizontal axis determined by ξVCC , where ξ
is a proportionality coefficient (e.g. ξ = 1.1):
Iξ(IB) =
(ξVCC − Va) tan(sIB)
R tan(sIB) + 1
(19)
The current gain βα(IB) along this load line, in terms
of IB , can be derived as:
βξ(IB) =
s (ξVCC − Va) csc2(s IB)
(cot(s IB) +R)
2 (20)
Now we can obtain the proportion ρ between the cur-
rent gain between the second and first load lines as:
8ρ =
βξ(IB)
β(IB)
=
ξVCC − Va
VCC − Va (21)
Remarkably, ρ turns out to be independent of IB , s and
R, varying only with VCC , Va and ξ. This is shown in
Figure 12 for 5 ≤ VCC ≤ 50, where successive constant
gains are obtained for VCC steps of 50V .
Figure 13 illustrates the current gain β(IB) in terms
of 0 ≤ IB ≤ 15µA, for 50Ω ≤ R ≤ 5kΩ. As a con-
sequence of the IB-indexed fanned characteristic of the
isolines underlying the transistor operation, the current
gain varies in a virtually linearly decreasing way with IB
for all considered values of R. Remarkably, as less gain
variation implies in enhanced linearity, almost perfect lin-
ear amplification is achieved for loads with very smal R.
Indeed, perfect linear operation is achieved in the limit
R = 0Ω, provided IB(t) is controlled so as to have IC(t)
not exceeding the voltage supply maximum current and
the transistor maximum power dissipation.
Now, substituting for Va = −200V , VCC = 10V and
ξ = 1.1, we have that ρ = 1.004762. For a good average
gain (NPN) β = sVa = 2.5| − 200| = 500, this implies in
a relative gain variation of ((500)1.004762) + 500)/500 =
0.004762, which is negligible given the typically obtained
values of gains, parameters and variables for the consid-
ered configurations.
So, for the considered hypothesis and configurations,
the capacitive component of the load does not strongly
influences the linearity of the amplification despite the re-
spectively implied asymmetry along the upper and lower
arcs of the loop. This happens particularly for large val-
ues of Va, which is known [4, 6, 8] to be directly related
to the transistor average output resistance 〈Ro(IB)〉, ir-
respectively of s. So, transistors with larger values of Va
not only will have better linearity for a same gain, but will
also (and for the same reasons) imply better resilience to
capacitive load effects. However, large output resistance
also implies bigger lag between the output voltage and
current, and hence typically unwanted low-pass filtering,
which is another important aspect deserving further con-
sideration.
Figures 10(e)-(h) show the collector voltage VC(t) su-
perimposed onto the input current IB(t), with respect
to f = 20Hz (e), f = 70Hz (f), f = 300Hz (g), and
f = 1kHz (h), assuming Va = −50V and s = 10. Ob-
serve that VC had to have its signal inverted, and then
IB(t) was scaled up so as to allow the comparison be-
tween the shape of these two signals. Unlike what was
verified between the input and output currents, which
is always in phase, there is a very perceptible lag be-
tween the output voltage and current that increases with
f , even though this is not a particularly high frequency.
So, the choice of large values of Va implies larger average
output resistance 〈Ro〉 that tends to worsen the lag, im-
plying more intense low-pass filtering. So, a trade-off is
revealed between linearity and low-pass filtering implied
by capacitive loads. This tends to become particularly
critical for loads with large resistive or capacitive com-
ponents (i.e. large τ = RC).
Because filtering represents a distortion of the orig-
inal signal, it is important to try to devise means for
avoiding the effects of capacitive loads. An immediate
possibility is to use transistors with smaller Va, leading
to smaller average output resistance 〈Ro〉. Figures 10(i)-
(l) depict the output voltage VC(t) and input current
IB(t) for Va = −10V and s = 50 (same gain as be-
fore, but much smaller output resistance), with respect
to f = 20Hz (e), f = 70Hz (f), f = 300Hz (g), and
f = 1kHz (h). Though a large distortion has been im-
plied to the voltage signal, the smaller output resistance
allowed by Va = −10V allowed an almost perfect phase
match between the input current IB(t) and the output
voltage VC(t). However, the severity of the impinged
distortion renders this solution unviable for most appli-
cations, except as a possible means of dealing with syn-
chronization problems.
Another possibility to avoid the complications implied
by capacitive loads is to add an inductor in series with
the load, with reactance perfectly matched so as to can-
cel the load capacitance (in a manner remindful of load
correction), yielding a purely resistive load as a result.
Interestingly, the compensation required for any given
signal frequency will also work for other frequencies. This
possible technique is allowed as a consequence of the tran-
sistor non-linearities having been found in this work, at
least for the considered hypotheses, not to influence too
much the asymmetry of the amplification along the two
arcs of reactive loops, otherwise the compensation could
be undermined. This possible technique also requires the
capacitance to be canceled not to be a function of other
parameters (e.g. voltage, electromagnetic field or tem-
perature) than the signal frequency.
VI. CONCLUDING REMARKS
Linear amplification remains a critically important is-
sue for a vast number of electronics applications re-
quired by science/technology and as assistance to hu-
mans. However, the non-linearity intrinsic to transis-
tors has substantially constrained more systematic and
complete studies of transistor-based amplification. The
recent development of a simple and yet accurate transis-
tor model [4, 6, 8] capable of incorporating the key non-
linearities characterizing the operation of these devices,
9paved the way to allowing more accurate studies of tran-
sistor amplification. One particularly relevant and chal-
lenging aspect related to the non-linearity of transistor
amplification concerns the influence of loads with reac-
tive components on the circuit operation. This issue has
been particularly complicated to be approached because
of the lack of simple and accurate transistor models capa-
ble of reflecting the fanned structure of the characteristic
surface of real-world transistors. This structure implies
non-linearities precluding the complex phasor approach
commonly used in AC circuit analysis to be used. To
address this problem in a more systematic way provided
the main motivation for the present work.
A simplified common emitter circuit configuration was
adopted and represented in terms of its Early model,
which involves only two parameters, Va and s, that are
invariant to the circuit operation as defined by the base
current IB(t), collector current I(t) and collector volt-
age VC(t). The Early equivalent circuit of a transis-
tor was then applied to derive simple, and yet accurate
time-independent and time-dependent voltage and cur-
rent equations describing the circuit behavior for purely
resistive loads as well as for reactive loads. The approach
in this work focused capacitive loads because the induc-
tive counterpart can be treated in a completely analogue
way except for the sign of relative lag between the output
voltage and current. As the non-linearities implied by the
fanned characteristic of real-world transistors preclude
the application of well-established phasor AC analysis,
we resorted to a numeric-interactive solution in which
the integral expression for the voltage in a capacitor is
integrated by using a simple numerical method (trape-
zoid method), which was presented in detail.
In order to provide a reference for the analysis of capac-
itive loads, we investigated the purely resistive case first.
This was done by using the simpler time-independent cir-
cuit equations directly derived from the Early approach.
Several interesting results were obtained. In particular,
it was shown that the Early parameters Va and s have
major effect on the linearity of the transistor amplifica-
tion. This effect is revealed mostly as a saturation of
the current gain as IB increases, as a consequence of the
transistor radiating isoline characteristics. This implies a
gain asymmetry between the positive and negative cycles
of the AC version of the input current. Transistors with
larger Va magnitude and smaller s tend to yield improved
linearity for the same gain of transistors with smaller Va
magnitude and larger s capable of delivering the same
current gain. Power spectra obtained for such different
parameter choices revealed a linearly decaying magnitude
along the lower harmonics, an effect that is much more
pronounced in the case of large s and smaller Va. This
different spectral composition motivated the considera-
tion of total harmonic distortion (THD) measurements.
These measurements were easily obtained by using the
time-dependent version of the circuit equations, followed
by fast Fourier transform, allowing the systematic identi-
fication of the THD for each possible parameters configu-
ration in wide region of the Early parameter space (Va, s).
The obtained, more accurate, results confirmed previous
related studies using gain approximation equations [6],
with the THD depending only of s in an almost linear
way, while being completely independent of Va. The THD
for the considered circuit and parameter configurations
was also found to decrease with smaller values R of the
resistive load, with the remarkable result that perfectly
linear amplification is achieved for R → 0Ω, provided
the transistor and circuit maximum dissipations are ob-
served.
The reactive load situation was addressed next, with
focus on capacitance. This case is particularly interest-
ing because the lag between voltage and current, which
increases for larger signal frequencies, implies the trajec-
tory defined by the circuit operation in the (Vc, I) space
to detach from the straight line characterizing purely re-
sistive loads and for “ellipsoidal”-like loops. So, as the
circuit goes along the upper or lower arcs of this loop,
as IB varies, it experiences different non-linearities as a
consequence of the fanned geometry of transistor ampli-
fication. This could, in principle, complicate the intrinsic
non-linearities already observed for purely resistive loads.
In the case of typical Early parameter values configura-
tions, and under the considered choices and parameter
configurations, it was found numerically and theoretically
that the transistor linearities implied by the loop-induce
gain asymmetry are relatively minor in the sense that
most of the impinged distortions are a consequence of the
transistor fanned structure solely on the resistive load.
The analytical approach to this result involved the con-
struction of an approximation to the loop-induced gain
asymmetry by using two parallel straight load lines. It
was remarkably shown that under these circumstances
the ratio of the current gains along the two parallel load
lines does not depend on IB or R. As a matter of fact,
the current gain was found to vary in almost perfectly
linearly decreasing fashion with IB , which accounts for
the gain independence of IB .
As the transistor non-linearities were found not to sig-
nificantly contribute additional distortions as a conse-
quence of the gain asymmetries along the upper and
lower arcs of the loop, choosing transistors with larger Va
will improve the linearity of the amplification. However,
this also increases the average output resistance 〈Ro〉,
implying in larger lags between voltage and current. A
trade-off is therefore established between linearity and
phase lag (low-pass filtering) by choice of larger Va. The
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possibility to try reducing the lag by using smaller Va
(and therefore smaller 〈Ro〉 resulted in almost null lag,
but also in severe signal distortion. As an alternative
for avoiding the unwanted capacitive effects on transis-
tor amplification, a series inductor can be incorporated
to the load which, when properly matched, can eliminate
the capacitive behavior. This requires both capacitance
and inductance not to depend on other parameters such
as temperature or voltage.
The reported methodology and results pave the way to
many future investigations. In particular, it would be in-
teresting to consider other amplifier configurations, such
as more conventional common emitter circuits. In such
cases, it would be also worth studying the contribution of
negative feedback on enhancing linearity, as it has been
experimentally shown that negative feedback may not be
able to completely eliminate parameter variations that
are intrinsic to real-world transistors. It would also be
interesting to consider other parameter configurations,
such as higher frequencies and VCC, as well as more sub-
stantial capacitance and resistor values. The remarkable
lag elimination provided by transistors with small Va and
large s can also be eventually applied in electronic syn-
chronization problems. Another research worth of future
investigation is the case of controllable loads, such as am-
plification taking place over transistors.
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FIG. 9: The trajectories in the circuit operation space (VC , I) defined by the input IB(t) and output I(t) currents for R = 150Ω, C = 250nF and
frequencies f = 20Hz (a), f = 70Hz (b), f = 300Hz (c), and f = 1kHz (d). Observe the transient converging (for this range of frequencies)
swiftly to an “ellipsoidal”-like loop. The detachment of the trajectory from the resistive load line increases with f to the point (not shown in this
figure) as to reduce the VC(t) voltage gain. The load lines for R = 150Ω are also shown (in blue) for reference, and the considered transistor is
characterized by Va = −50V and s = 10.
FIG. 10: The input IB(t) and output IC(t) (blue) currents superimposed for comparison of their shapes assuming Va = −50V , s = 10, R = 150Ω
and VCC = 10V , respectively to f = 20Hz (a), f = 70Hz (b), f = 300Hz (c), and f = 1kHz (d). IB(t) has been suitably scaled up to match as
well as possible (in amplitude) the output current IC(t). Observe that only one cycle of the signals are shown (the time axis is reduced
accordingly). The superimposition of the input current IB(t) and the output voltage VC(t) for Va = −50V and s = 10 is also shown in (e)-(h)
respectively to f = 20Hz (a), f = 70Hz (b), f = 300Hz (c), and f = 1kHz (d). The same type of superimposition, but now considering
Va = −10V and s = 50 is also shown in (i)-(l) for the same frequencies. All cycles in this figure were taken after the 3rd loop of the circuit
dynamics, when it was well into the steady state regime.
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FIG. 11: The geometrical construction that can be adopted in an
approximate study of the asymmetry of gains in the upper and lower
arcs of capacitive loops in load lines. The two arcs can be
approximated by two parallel straight load lines, one for VCC (lower
arc of the loop) and the other for an incremental increase ξVCC
(upper arc). Remarkably, as derived in the text, the ratio between the
current gains along any such two parallel (same R) load lines, even
when further apart, does not depend on s or R, being solely a
function of VCC , Va and ξ.
FIG. 12: β is constant with IB for 5 ≤ VCC ≤ 50, increases with
equispaced steps as the Va magnitude is drecreased. Results obtained
for R = 150Ω, Va = −200 and s = 2.5 with 50V steps.
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FIG. 13: The current gain β(IB) decreases with IB . The rate of
decrease is larger for larger values of R. The gain variations are
minimized when R is small, achieving perfectty linear amplification in
the limit R→ 0.
